
### **Ordering Information**



eorex

# 16Mb (2Banks) Synchronous DRAM EM481M1622VTA (1Mx16)

#### Description


The EM481M1622VTA is Synchronous Dynamic Random Access Memory (SDRAM) organized as 512K x 2 banks x 16 bits. All inputs and outputs are synchronized with the positive edge of the clock. The 16Mb SDRAM uses synchronized pipelined architecture to achieve high speed data transfer rates and is designed to operate at 3.3V low power memory system. It also provides auto refresh with power saving / down mode. All inputs and outputs voltage levels are compatible with LVTTL.

#### Feature

- · Fully synchronous to positive clock edge
- Single 3.3V +/- 0.3V power supply
- LVTTL compatible with multiplexed address
- Programmable Burst Length (B/L) 1,2,4,8 or full page
- Programmable CAS Latency (C/L) 2 or 3
- Data Mask (DQM) for Read / Write masking
- Programmable wrap sequence Sequential (B/L = 1/2/4/8/full page)
  - Interleave (B/L = 1/2/4/8)
- Burst read with single-bit write operation
- All inputs are sampled at the rising edge of the system clock.
- · Auto refresh and self refresh
- 2,048 refresh cycles / 32ms

<sup>\*</sup> EOREX reserves the right to change products or specification without notice.

# Pin Assignment (Top View)




50pin TSOP-II


# Pin Descriptions (Simplified)

Pin	Name	Pin Function
CLK	System Clock	Master Clock Input(Active on the Positive rising edge)
/CS	Chip select	Selects chip when active
CKE	Clock Enable	Activates the CLK when "H" and deactivates when "L".  CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.  Row address (A0 to A10) is determined by A0 to A10 level
A0 ~ A10	Address	Row address (A0 to A10) is determined by A0 to A10 level at the bank active command cycle CLK rising edge.  CA(CA0 to CA7) is determined by A0 to A7 level at the read or write command cycle CLK rising edge.  And this column address becomes burst access start address. A10 defines the pre-charge mode. When A10 = High at the pre-charge command cycle, all banks are pre-charged.  But when A10 = Low at the pre-charge command cycle, only the bank that is selected by BA is pre-charged.
ВА	Bank Address	Selects which bank is to be active.
/RAS	Row address strobe	Latches Row Addresses on the positive rising edge of the CLK with /RAS "L". Enables row access & pre-charge.
/CAS	Column address strobe	Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.
WE	Write Enable	Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.
UDQM /LDQM	Data input/output Mask	DQM controls I/O buffers.
DQ0 ~ 15	Data input/output	DQ pins have the same function as I/O pins on a conventional DRAM.
VDD/Vss	Power supply/Ground	VDD and Vss are power supply pins for internal circuits.
VDDQ/Vssq	Power supply/Ground	VDDQ and VssQ are power supply pins for the output buffers.
NC	No connection	This pin is recommended to be left No Connection on the device.


### **Block Diagram**



# Simplified State Diagram



### Address Input for Mode Register Set



# Burst Type (A3)

Burst Length	A2 A1 A0	Sequential Addressing	Interleave Addressing
2	XX0	0 1	0 1
	XX1	10	10
	X00	0123	0123
4	X01	1230	1032
4	X10	2301	2 3 0 1
	X11	3012	3 2 1 0
	000	01234567	01234567
	0 0 1	12345670	10325476
	010	23456701	23016745
8	011	34567012	32107654
0	100	45670123	45670123
	101	56701234	54761032
	110	67012345	67452301
	111	70123456	76543210
Full Page *	nnn	Cn Cn+1 Cn+2	-

<sup>\*</sup> Page length is a function of I/O organization and column addressing

x16 (CA0  $\sim$  CA7) : Full page = 256 bits

### Truth Table

#### 1. Command Truth Table

Command	Symbol	CI	KE	/CS	/DAS	/CAS	/\A/E	ВА	A10	A9~A0
Command	Symbol	n-1	n	/63	/KAS	/CAS	/VV	DA	AIU	A5~AU
Ignore Command	DESL	Н	Х	Н	Х	Х	Х	Х	Х	Х
No operation	NOP	Н	Х	L	Н	Н	Н	Х	Х	Х
Burst stop	BSTH	Н	Х	L	Н	Н	L	Х	Х	Х
Read	READ	Н	Х	L	Н	L	Н	V	L	V
Read with auto pre-charge	READA	Н	Х	L	Н	L	Н	V	Н	V
Write	WRIT	Н	Х	L	Н	L	L	V	L	V
Write with auto pre-charge	WRITA	Н	Х	L	L	Н	Н	V	Н	V
Bank activate	ACT	Н	Х	L	L	Н	Η	V	V	V
Pre-charge select bank	PRE	Н	Х	L	L	Н	L	V	L	Х
Pre-charge all banks	PALL	Н	Х	L	L	Н	L	Х	Н	Х
Mode register set	MRS	Н	Х	Ĺ	L	L	L	Ĺ	L	V

Note: H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input

#### 2. DQM Truth Table

Command	Symbol	CI	KE	/CS						
Command	Symbol	n-1	n	/63						
(EM481M1622VT)										
Data w rite / output enable	ENB	Н	Х	Н						
Data mask / output disable	MASK	Н	Х	L						
(EM481M1622VT)										
Upper byte w rite enable / output enable	BSTH	Н	Х	L						
Read	READ	Н	Х	L						
Read with auto pre-charge	REA DA	Н	Х	L						
Write	WRIT	Н	Х	L						
Write w ith auto pre-charge	WRITA	Н	Х	L						
Bank activate	ACT	Н	Х	L						
Pre-charge select bank	PRE	Н	Х	L						
Pre-charge all banks	PALL	Н	Х	L						
Mode register set	MRS	Н	Х	L						

Note: H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input

#### 3. CKE Truth Table

Command	Command	Symbol	Cl	ΚE	/CS	/DAG	/CAS	/\A/E	A ddr
Command	Command	Syllibol	n-1	n	703	/NAS	/CAS	/VV	Addi.
Activating	Clock suspend mode entry		Н	L	Х	Х	Х	Х	Х
Any	Clock suspend mode		L	L	Х	Х	Х	Х	Х
Clock suspend	Clock suspend mode exit		L	Н	Х	Х	Х	Х	Х
Idle	CBR refresh command	REF	Н	Н	L	L	L	Н	Х
Idle	Self refresh entry	SELF	Н	L	L	L	L	Н	Х
Self refresh	Self refresh exit		L	Н	L	Н	Н	Н	Х
Sentellesn	Sell refresti exil		L	Н	Н	Х	Х	Х	Х
Idle	Pow er dow n entry		Н	L	Х	Х	Х	Х	Х
Power down	Pow er dow n exit		L	Н	Χ	Χ	Χ	Χ	Х

**Remark** H = High level, L = Low level, X = High or Low level (Don't care)

### 4. Operative Command Table

Current state	/CS	/R	/C	w	Addr.	Command	Action	Notes
	Н	Х	Х	Х	Х	DESL	Nop or pow er dow n	2
	L	Н	Н	Х	Х	NOP or BST	Nop or pow er dow n	2
	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL	3
ldle	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL	3
laie			Н	BA/RA	ACT	Row activating		
			Н	L	BA, A10	PRE/PALL	Nop	
	L	L	L	Н	Х	REF/SELF	Refresh or self refresh	4
	L	L	L	L	Op-Code	MRS	Mode register accessing	
	Н	Χ	Х	Х	Х	DESL	Nop	
	L	Н	Н	Х	Х	NOP or BST	Nop	
	L	Н	L	Н	BA/CA/A10	READ/READA	Begin read : Determine AP	5
D	L	Н	L	L	BA/CA/A10	WRIT/WRITA	Begin w rite : Determine AP	5
Row active	L	L	Н	Н	BA/RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PALL	Precharge	6
L	L	L	Н	Х	REF/SELF	ILLEGAL	4	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
	Н	Χ	Х	Х	Х	DESL	Continue burst to end → Row active	
	L	Н	Н	Н	Х	NOP	Continue burst to end → Row active	
	L	Н	Н	L	Х	BST	Burst stop → Row active	
	L	Н	L	Н	BA/CA/A10	READ/READA	Terminate burst, new read : Determine AP	7
Read	L	L	L	L	BA/CA/A10	WRIT/WRITA	Terminate burst, start w rite : Determine AP	7, 8
	L	L	Н	Н	BA/RA	ACT	ILLEGAL	3
	L	L	Н	L	BA/A10	PRE/PALL	Terminate burst, pre-charging	4
	L	L	L	Н	Х	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
	Н	Х	Х	Х	Х	DESL	Continue burst to end → Write recovering	
	L	Н	Н	Н	Х	NOP	Continue burst to end → Write recovering	
	L	Н	Н	L	Х	BST	Burst stop → Row active	
	L	Н	L	Н	BA/CA/A10	READ/READA	Terminate burst, start read : Determine AP 7, 8	7,8
Write	L	L	L	L	BA/CA/A10	WRIT/WRITA	Terminate burst, new write: Determine AP7	7
	L	L	Н	Н	BA/RA	ACT	ILLEGAL	3
	L	L	Н	L	BA/A10	PRE/PALL	Terminate burst, pre-charging	9
	L	L	L	Н	Х	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	

 $\mathbf{Re} \, \mathbf{m} \, \mathbf{ark} \, \mathbf{H} = \mathbf{High} \, \mathbf{level}, \, \mathbf{L} = \mathbf{Low} \, \mathbf{level}, \, \mathbf{X} = \mathbf{High} \, \mathbf{or} \, \mathbf{Low} \, \mathbf{level} \, (\mathbf{Don't} \, \mathbf{care})$ 

Current	IC6	/R	/C	/W	Addr.	Command	Action	Notes
state	/63	/K	/C	/ • •	Addr.	Command	Action	Notes
	Н	Х	Х	Х	Х	DESL	Continue burst to end → Precharging	
	L	Н	Н	Н	Х	NOP	Continue burst to end → Precharging	
	L	Н	Н	L	Х	BST	ILLEGAL	
	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL	3
Read with AP	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL	3
	L	L	Н	Н	BA/RA	ACT	ILLEGAL	3
	L L		Н	L	BA, A10	PRE/PALL	ILLEGAL	3
	L	L	L	Н	Х	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
							burst to end → Write	
	Н	Х	Х	X	X	DESL	recovering with auto precharge	
							Continue burst to end → Write	
	L	Н	Н	H	X	NOP	recovering with auto precharge	
	L	Н	Н	L	Х	BST	ILLEGAL	
Write with AP	Г	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL	3
	Г	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL	3
			Н	Н	BA/RA	ACT	ILLEGAL	3
	Ī	L	Н	L	BA, A10	PRE/PALL	ILLEGAL	3
	Ī	L	L	Н	X	REF/SELF	ILLEGAL	
	Ē	L	L	L	Op-Code	MRS	ILLEGAL	
	Н	Х	Х	Х	Х	DESL	Nop → Enter idle after tRP	
	L	Н	Н	Н	Х	NOP	Nop → Enter idle after tRP	
	L	Н	Н	L	Х	BST	ILLEGAL	
	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL	3
Precharging	Ī	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL	3
	Ī	L	Н	H	BA/RA	ACT	ILLEGAL	3
	Ī	L	Н	L	BA, A10	PRE/PALL	Nop → Enter idle after trp	
	Ī	L	L	Н	X	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
	Н	Х	Х	Х	Х	DESL	Nop → Enter idle after tRCD	
	L	Н	Н	Н	Х	NOP	Nop → Enter idle after tRCD	
	Ī	Н	Н	L	X	BST	ILLEGAL	
		Н.	L	H	BA/CA/A10	READ/READA	ILLEGAL	3
Row activating	ᆫ	Н.	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL	3
	Ħ	L	H	H	BA/RA	ACT	ILLEGAL	3,10
	ī	L	Н.	L.	BA, A10	PRE/PALL	ILLEGAL	3
		L	L	H	X	REF/SELF	ILLEGAL	
	Ė	ī	Ť	iii	Op-Code	MRS	ILLEGAL	

Remark H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Precharge

Current state	/cs	/R	/C	w	Addr.	Command	Action	Notes
- Ctuto	Н	Х	Х	Х	Х	DESL	Nop → Enter row active after tDPL	
	L	Н	Н	Н	Х	NOP	Nop → Enter row active after tDPL	
	L	Н	Н	L	Х	BST	Nop → Enter row active after tDPL	
	L	Н	L	Н	BA/CA/A10	READ/READA	Start read, Determine AP	
Write recovering	L	Н	L	L	BA/CA/A10	WRIT/WRITA	New write, Determine AP	8
	L	L	Н	Н	BA/RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL	3
	L	L	L	Н	X	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
	Н	Х	Х	Х	X	DESL	Nop → Enter precharge after tDPL	
	L	Η	Н	Н	X	NOP	Nop → Enter precharge after tDPL	
	L	Η	Н	L	X	BST	Nop → Enter precharge after tDPL	
Write receivering	L	Η	L	Н	BA/CA/A10	READ/READA	ILLEGAL	3,8
Write recovering with AP	L	Η	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL	3
WILLIAP	L	┙	Н	Н	BA/RA	ACT	ILLEGAL	3
	L	لــ	Н	L	BA, A10	PRE/PALL	ILLEGAL	
	L	┙	L	Н	X	REF/SELF	ILLEGAL	
	L	┙	L	L	Op-Code	MRS	ILLEGAL	
	Н	Х	Х	Х	X	DESL	$Nop \to Enter$ idle after trc	
	L	Η	Н	Х	X	NOP/ BST	$Nop \to Enter$ idle after trc	
Refreshing	L	Η	L	Х	X	READ/WRIT	ILLEGAL	
	L	L	Н	Х	X	ACT/PRE/PALL	ILLEGAL	
	L	L	L	Х	X	REF/SELF/MRS	ILLEGAL	
	Н	Х	Х	Х	Х	DESL	Nop	
	L	Н	Н	Н	Х	NOP	Nop	
Mode Register	L	Н	Н	L	Х	BST	ILLEGAL	
Accessing	L	Н	L	Х	Х	READ/WRIT	ILLEGAL	
	L	L	Х	х	Х	ACT/PRE/PALL/ REF/SELF/MRS	ILLEGAL	

Remark H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Precharge

Notes 1. All entries assume that CKE was active (High level) during the preceding clock cycle.

- **2.** If all banks are idle, and CKE is inactive (Low level), SDRAM will enter Power down mode. All input buffers except CKE will be disabled.
- 3. Illegal to bank in specified states;
  - $\rightarrow$  Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.
- **4.** If all banks are idle, and CKE is inactive (Low level), SDRAM will enter Self refresh mode. All input buffers except CKE will be disabled.
- 5. Illegal if tRCD is not satisfied.
- 6. Illegal if tras is not satisfied.
- 7. Must satisfy burst interrupt condition.
- $\textbf{8.} \ \textbf{Must satisfy bus contention, bus turn around, and/or write recovery requirements.}$
- 9. Must mask preceding data w hich don't satisfy tDPL.
- 10. Illegal if tRRD is not satisfied.

#### 5. Command Truth Table for CKE

Current	Cł	Œ	/cs	/D	/C	/W	Addr.	Action	Notes
state	n-1	n	/63	/K	/C	/ • •	Addr.	Action	Notes
	Н	Χ	Х	Χ	Х	Х	Χ	INVALID, CLK (n – 1) w ould exit self refresh	
	L	Н	Н	Χ	Х	Х	X	Self refresh recovery	
Self refresh	L	Н	L	Η	Н	Х	Χ	Self refresh recovery	
Sentenesn	L	Н	L	Ι	L	Х	Χ	ILLEGAL	
	L	Н	L	┙	Х	X	Χ	ILLEGAL	
	Г	L	Х	Х	Х	Х	X	Maintain self refresh	
	Τ	Н	Η	Х	Х	Х	Χ	Idle after trc	
	Η	Н	L	Н	Н	Х	Х	Idle after tRC	
	Н	Н	L	Н	L	Х	Х	ILLEGAL	
Self refresh	Н	Н	L	L	Х	Х	Х	ILLEGAL	
recovery	Н	L	Н	Х	Х	Х	Х	ILLEGAL	
	Н	L	L	Н	Н	Х	Х	ILLEGAL	
	Н	L	L	Н	L	Х	Χ	ILLEGAL	
	Н	L	L	L	Х	Х	Х	ILLEGAL	
	Н	Χ	Х	Х	Х	Х	Х	INVALID, CLK(n-1) w ould exit pow er dow n	
Power dowr	L	Н	Х	Х	Х	Х	Х	Exit pow er dow n $\rightarrow$ Idle	
	L	L	Х	Х	Х	Х	Х	Maintain pow er dow n mode	
·	Н	Н	Н	Х	Х	Х		Refer to operations in Operative Command Table	
	Н	Н	L	Н	Х	Х		Refer to operations in Operative Command Table	
	Н	Н	L	L	Н	Х		Refer to operations in Operative Command Table	
	Η	Н	L	L	L	Н	Х	Refresh	
Dath hanks	Н	Н	L	L	L	L	Op-Code	Refer to operations in Operative Command Table	
Both banks	Н	L	Н	Х	Х	Х		Refer to operations in Operative Command Table	
lale	Н	L	L	Н	Х	Х		Refer to operations in Operative Command Table	
	Н	L	L	L	Н	Х		Refer to operations in Operative Command Table	
	Н	L	L	L	L	Н	Х	Self refresh	1
	Н	L	L	L	L	L	Op-Code	Refer to operations in Operative Command Table	
	L	Χ	Х	Х	Х	Х	Х	Pow er dow n	1
Dow oative	Н	Χ	Х	Х	Х	Х	Х	Refer to operations in Operative Command Table	
Row active	L	Χ	Х	Χ	Х	Х	Χ	Pow er dow n	1
A a 4 - 4 -	Н	Н	Х	Χ	Х	Х		Refer to operations in Operative Command Table	
Any state	Н	L	Х	Χ	Х	Х	Х	Begin clock suspend next cycle	2
other than listed above	L	Н	Х	Х	Х	Х	Х	Exit clock suspend next cycle	
iisteu above	L	L	Х	Х	Х	Х	Х	Maintain clock suspend	

Remark: H = High level, L = Low level, X = High or Low level (Don't care)

**Notes 1.** Self refresh can be entered only from the both banks idle state. Pow er down can be entered only from both banks idle or row active state.

2. Must be legal command as defined in Operative Command Table.

## Absolute Maximum Ratings

Symbol	Item	Rating	Units
VIN, VOUT	Input, Output Voltage	-0.3 ~ 4.6	V
VDD, VDDQ	Power Supply Voltage	-0.3 ~ 4.6	V
Тор	Operating Temperature	0 ~ 70	°C
Тѕтс	Storage Temperature	-55 ~ 150	°C
Po	Power Dissipation	1	W
los	Short Circuit Current	50	mA

**Note:** Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

# Recommended DC Operation Conditions ( $Ta = 0 \sim 70$ °C)

Symbol	Parameter	Min.	Typical	Max.	Units
<b>V</b> DD	Power Supply Voltage	3.0	3.3	3.6	<b>V</b>
VDDQ	Power Supply Voltage (for I/O Buffer)	3.0	3.3	3.6	٧
ViH	Input logic high voltage	2.0		VDD+0.3	٧
VIL	Input logic low voltage	-0.3		0.8	٧

Note: 1. All voltage referred to Vss.

2. VIH (max) = 5.6V for pulse w idth  $\leq 3ns$ 

3. VIL (min) = -2.0V for pulse w idth  $\leq$  3ns

### Capacitance (Vcc = 3.3V, f = 1MHz, Ta = 25°C)

Symbol	Parameter	Min.	Max.	Units
CCLK	Clock capacitance	2.5	4.0	pF
Cı	Input capacitance for CLK, CKE, Address, /CS, /RAS, /CAS, /WE, DQML,DQMU	2.5	5.0	pF
Со	Input/Output capacitance	4.0	6.5	pF

## **Recommended DC Operating Conditions**

 $(VDD = 3.3V + -0.3 V, Ta = 0 \sim 70 ^{\circ}C, Ta = -40 \text{ to } 85^{\circ}C \text{ for } 6l)$ 

Parameter	Cumbal	Test condition			MAX	Unita	Notes		
Parameter	Symbol	rest condition	5	6/6I/6L	7/7L	Units			
Operating current	lcc1	Burst length = 1, $tRc \ge tRc \text{ (min), IOL} = 0 \text{ mA,}$ One bank active	100	90	80	mA	1		
Precharge standby	ICC2P	CKE $\leq$ VIL (max.), tck = 15 ns			2/0.7*	mA	5		
current in power down mode	ICC2PS	CKE $\leq$ VIL (max.), tck = $\infty$	2 / 0.7*			mA	5		
Precharge standby	y   mpart organisation arms arming or					20			
current in non-power down mode	ICC2NS	CKE ≥ V IL (min.), tcκ = ∞ Input signals are stable	8			mA			
Active standby current	ІСС3Р	CKE ≤ VIL(max), tck = 15ns	5			mA			
in power down mode	ICC3PS	CKE $\leq$ VIL(max), tck = $\infty$		5	mA				
Active standby current in non-power down mode	Іссзи	CKE ≥ VIL(min), tck = 15ns,/ (Input signals are changed or 30ns				mA			
	ICC3NS	CKE $\geq$ VIL(min), tck = $\infty$ Input signals are stable	20			mA			
operating current (Burst mode)	ICC4	tccd = 2CLKs , loL = 0 mA	CL=3 CL=2	180	160	140	mA	2	
Refresh current	ICC5	trc ≥ trc(min.)	130	120	110	mA	3		
Self Refresh current	ICC6	CKE ≤ 0.2V	0.3			mA	5		

Note: 1. ICC1 depends on output loading and cycle rates.

Specified values are obtained with the output open.

Input signals are changed only one time during tCK(min)

- ICC4 depends on output loading and cycle rates.
   Specified values are obtained with the output open.
   Input signals are changed only one time during tCK(min)
- 3. Input signals are changed only one time during tCK(min)
- 4. Standard pow er version.
- 5. \* Low power version.


# Recommended DC Operating Conditions (Continued)

Parameter	Symbol	Test condition	Min.	Max.	Unit
Input leakage current	lıL	$0 \le VI \le VDDQ$ , $VDDQ=VDD$ All other pins not under test=0 $V$	-0.5	+0.5	uA
Output leakage current	lol	0 ≤ VO ≤ VDDQ, DOUT is disabled	-0.5	+0.5	uA
High level output voltage	Vон	Io = -4mA	2.4		<b>V</b>
Low level output voltage	Vol	lo = +4mA		0.4	٧

### **AC Operating Test Conditions**

 $(VDD = 3.3V + -0.3 V, Ta = 0 \sim 70 \, ^{\circ}\text{C}, Ta = -40 \text{ to } 85 \, ^{\circ}\text{C for } 61)$ 

Output Reference Level	1.4V/1.4V
Output Load	See diagram as below
Input Signal Level	2.4V/0.4V
Transition Time of Input Signals	2ns
Input Reference Level	1.4V



## Operating AC Characteristics

 $(VDD = 3.3V + -0.3 V, Ta = 0 \sim 70 °C, Ta = -40 to 85°C for 61)$ 

Parameter		Symbol	5		-6/6I/6L		-7/7L		l lmits	Natar
			Min.	Max.	Min.	Max.	Min.	Max.	Units	Notes
Clock cycle time	CL = 3	+01/	5		6		7		ns	
	CL = 2		7		7.5		8		ns	
Access time from CLK	CL = 3	tAC		4.5		5		5.5	ns	
	CL = 2			5.5		5.5		5	ns	
CLK high level width		tсн	1.5		2		2		ns	
CLK low level width		tcL	1.5		2		2		ns	
Data-out hold time	CL = 3	toн	1.5		2		2		ns	
Data-out floid tille	CL = 2	ton					2		ns	
Data-out high impedance time	CL = 3	tHZ	1.5	5	2	6	2	7	ns	
Data-out high impedance time	CL = 2	U1Z							ns	
Data-out low impedance time		tLZ	0		0				ns	
Input hold time		tıн	1		1				ns	
Input setup time	Input setup time		1.5		1.5		1.5		ns	
ACTIVE to ACTIVE command period		trc	54		60		65		ns	2
ACTIVE to PRECHARGE command period		tras	40	100k	42	100k	45	100k	ns	2
PRECHARGE to ACTIVE command period		trp	18		18		18		ns	2
ACTIVE to READ/WRITE delay time		tRCD	14		18		20		ns	2
ACTIVE(one) to ACTIVE(another) command		trrd	10		12		14		ns	2
READ/WRITE command to READ/WRITE command		tccd	1		1		1		CLK	
Data-in to PRECHARGE command		tDPL	2		2		2		CLK	
Data-in to BURST stop command		<b>t</b> BDL	1		1		1		CLK	
Data-out to high impedance from PRECHARGE command	CL = 3	4nou:	3		3		3		CLK	
	CL = 2	tROH					2		CLK	
Refresh time(2,048 cycle)		tref		32		32		32	ms	

<sup>\*</sup> All voltages referenced to Vss.

#### Note:

- 1. tHz defines the time at which the output achieve the open circuit condition and is not referenced to output voltage levels.
- These parameters account for the number of clock cycles and depend on the operating frequency of the clock, as follows:
   The number of clock cycles = Specified value of timing/clock

period

(Count fractions as a whole number)

### Package Dimension

